Abstract: This paper presents dynamic power saving schemes for low power operation in the modem system shared memory architecture of mobile system-on-a-chip (SOC). Different power modes are considered to obtain the minimum power consumption in a modem operation. An electronic system level (ESL) virtual platform is implemented to verify the proposed scheme with real traffic data extracted from the actual phone. Experimental results show that the proposed method reduces the power consumption by 42% and 15% in 2G and 3G respectively.
. In an one-chip solution, the shared memory interface needs to be implemented to support the memory access from both modem and AP.
Shared memory interface and power modes
Shared memory architecture shown in Fig. 1 may consume more power than a two-chip solution that has a memory for modem and AP respectively. In onechip solution, the smart phone needs to maintain the communication connection with a base station in a standby or a voice call mode. This requires a periodic memory access from the modem processor via memory interface. However, because there are more and frequent memory accesses from AP, the memory interface is placed in AP for the performance reason. Hence, AP needs to be awake to support the modem connection even though there is no operation in AP. This may cause more power consumption. For low power shared memory architecture, this paper proposes power and clock gating schemes controlled by a power mode.
Dynamic power/clock gating in shared memory interface
The shared memory interface IPs are illustrated in Fig. 2 . Fig. 2 shows more details of the shared memory architecture shown in Fig. 1 . Color-dotted boxes in Fig. 1 correspond to the boxes in Fig. 2 . Power control block is placed in the access control block after the modem. It monitors memory accesses and performs a dynamic power control to turn on/off blocks in the memory interface based on the memory traffic. The power control block turns off the block power if there is no request to the shared-memory for a pre-defined duration. If the modem processor requests read/write operations when the memory interface blocks are off, the power control block turns on the memory interface blocks. The read/write operations are kept for certain duration in the power control block until the memory interface blocks are completely on [1, 2] . Since the operation frequency of a modem and an AP differs, an asynchronous bridge block controls the clocks in the shared memory architecture. 64 bit and 128 bit bus are used in a modem and AP respectively, and the upsizer block synchronizes the bus bandwidth between two systems. QoS block prioritizes the memory access requests from multiple IPs to efficiently manage the memory bandwidth. Dynamic clock control block is implemented in the asynchronous bridge block as shown in Fig. 2 . Like a dynamic power control block, it detects the memory state by monitoring the number of memory access requests and responses. If the request and response count are the same or there is no memory access request, it goes into the clock-off mode because there is no pending memory access.
Power modes
Four power modes are investigated to achieve the low power shared memory architecture. The power modes are determined by applying power or clock gating schemes to the blocks in the memory interface, such as oscillator (OSC), power switch (PWR SW), PLL, memory controller (Mem Ctrl), resynchronization block (Re-Syn), delayed locked loop (DLL (PHY)), and LPDDR. Table I shows four power modes describing power/clock gated state for each block. The first column lists the blocks and the second column gives a wakeup time for each block. For example, in PWR Mode2, since all blocks need to be turned on, the total wakeup time is calculated as 3316.39 us. PWR Mode 2 provides an extreme power saving by gating all blocks. PWR Mode3 is considered by turning on OSC from PWR Mode 2. A new PWR SW is designed to improve the wake up time in PWR Mode4. Its wakeup time is reduced to 1 us and PWR Mode4 has the same configuration as PWR Mode3 with a shorter wakeup time.
Each power mode has a different wakeup time and this affects the modem operation latency. To measure the accurate latency, it is very important to model the memory access traffic. In this paper, the shared memory SOC is modeled as a virtual platform and Sec. 3 describes the virtual platform setup in detail. The memory read latency can be expressed with respect to the total wakeup time to turn on blocks in a specific power mode and the memory access time (Át). Average latency (i.e., memory read latency) is defined as:
where wakeup_time k is the k th OFF to ON power state transition time, m is the number of total power state transition during the operation and n is the total number of memory access count. Fig. 3 depicts memory access examples when m ¼ 1, n ¼ 3 in Fig. 3(a) and m ¼ 3, n ¼ 8 in Fig. 3(b) . PF, CF, PO and CO represent power off, clock off, power on and clock on respectively. Average latency is calculated using the memory access data extracted from the real 2G (GSM) and 3G (WCDMA) mobile phone operations in a standby mode and a call mode. Average latency should meet the memory read latency specification not to degrade the modem performance (i.e. throughput).
To determine the memory read latency specification, LTE category 4 supporting 150 Mbps downlink and 50 Mbps uplink is used. Fig. 4 shows the modem throughput and the percentage of a modem CPU idle process with LTE category 4. As the read latency increases, the CPU idle process decreases until 350 ns read latency and the throughput starts to drop from 350 ns. Hence, we define the memory read latency specification of 350 ns. The Average latency from the standby and call mode scenario based on real memory access data should meet the 350 ns specification. LTE category 4 data sets a very conservative memory read latency specification for 2G and 3G. Because it is not feasible to validate all scenarios with real memory access data, a highly conservative specification significantly enhances a validation confidence and helps to find the optimal power mode.
Virtual platform
To evaluate the power reduction and Average latency by the proposed dynamic power and clock gating, it is very important to model and simulate the modem traffic as close as the real traffic from the mobile phone. For this, an electronic system level (ESL) virtual platform is implemented using the actual traffic data extracted from a real modem system. The virtual platform includes a power model that provides a time-variant power consumption. With a virtual platform, it is possible to perform a functional verification, to evaluate the proposed architecture and to find the optimized low power architecture and the power mode [3, 4, 5] .
To take the real data traffic of the modem system, the real mobile phone has been activated and the data is captured while the phone is working in the shows the virtual platform with ETM, a cache simulator, a traffic generator and other memory interface blocks. Memory interface blocks are implemented with RTL and the memory is modeled by SystemC. Power model in Fig. 2 is integrated with the virtual platform to estimate the power consumption from each block. Since data extracted from real traffic is used, the virtual platform provides an accurate power consumption.
The 2G and 3G real data based simulations show that Average latency in PWR Mode1 and PWR Mode4 only meets the 350 ns memory read latency specification. Fig. 6 shows the power consumption comparisons between PWR Mode1 and PWR Mode4. PWR Mode4 significantly reduces the power consumption than PWR Mode1 by 44.3% and 21.8% in 2G and 3G environment. 
Conclusions
We propose the dynamic power and clock gating schemes with different power modes in the shared memory architecture. Virtual platform with real data is used to measure the accurate power consumption in the real usage scenario and to verify the architecture. The power reduction achieved by the proposed method in an one-chip solution can be used to considerably enhance the battery life of smart phones. 
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